Description

The CMN6010XF3 is the N-Channel enhancement mode power field effect transistors with high cell density, trench technology. This high density process and design have been optimized switching performance and especially tailored to minimize on-state resistance.

Applications

- Battery management
- Power management
- Load switch

Features

- V_{DS}: 60V
- I_D: 45A
- $R_{DS_{ON}}$ (@V_{GS}=10V) : < 11mΩ
- $R_{DS_{ON}}$ (@V_{GS}=4.5V) : < 14mΩ
- High density cell design for extremely low $R_{DS_{ON}}$
- Excellent on-resistance and DC current capability

Marking Information



Equivalent Circuit and Pin Configuration



Ordering Information

Part Number	Packaging	Reel Size
CMN6010XF3	5000/Tape & Reel	13 inch

Absolute Maximum Ratings (T_A=25 ℃ unless otherwise noted)

Parameter		Symbol	Maximum	Unit
Drain-source Voltage		V_{DS}	60	V
Gate-source Voltage		V_{GS}	±20	V
Drain Current(1)(6)	T_C=25°C	I_D	45	A
	T_C=100°C		28	A
	T_A=25°C	I_D	15	A
	T_A=100°C		10	A
Pulsed Drain Current(3)		I_{DM}	182	A
Total Power Dissipation(4)	T_C=25°C	P_D	43	W
	T_A=25°C		5.0	W
Thermal Resistance Junction-to-Ambient(2)(5)		$R_{\theta JA}$	25	°C/W
Thermal Resistance Junction-to-Case		$R_{\theta JC}$	2.9	°C/W
Junction and Storage Temperature Range		T_J,T_{STG}	-55 to +150	°C

Electrical Characteristics (T_J=25 ℃ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	V_{GS}=0V,I_D=250μA	60			V
Zero Gate Voltage Drain Current	I_{DSS}	V_{DS}=60V,V_{GS}=0V,T_C=25°C			1	μA
Gate-Body Leakage Current	I_{GSS}	V_{GS}=±20V,V_{DS}=0V			±100	nA
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS}=V_{GS},I_D=250μA	1.5		3.5	V
Static Drain-Source on-Resistance	$R_{DS(on)}$	V_{GS}=10V,I_D=20A		9	11	mΩ
		V_{GS}=6V,I_D=16A		11	14	
Diode Forward Voltage	V_{SD}	I_S=20A,V_{GS}=0V		0.85	1.2	V
Maximum Body-Diode Continuous Current	I_S				45	A
Dynamic Parameters						
Input Capacitance	C_{iss}	VDS=30V,VGS=0V,f=1MHz		2710		pF
Output Capacitance	C_{oss}			167		
Reverse Transfer Capacitance	C_{rss}			156		
Switching Parameters						
Total Gate Charge	Q_g	V_{GS}=10V,V_{DS}=30V,I_D=20A		57.8		nC
Gate Source Charge	Q_{gs}			9		
Gate Drain Charge	Q_{gd}			17		
Turn-on Delay Time	$t_{D(on)}$	V_{GS}=10V,V_{DD}=30V, R_L=5Ω,R_{GEN}=1Ω		19		ns
Turn-on Rise Time	t_r			8.4		
Turn-off Delay Time	$t_{D(off)}$			62		
Turn-off Fall Time	t_f			13.8		

Noted: (1) Pulse Test: Pulse Width≤300us,Duty cycle ≤2%.

(2) The value of $R_{θJA}$ is measured with the device mounted on lin2 FR-4 board with 2oz.Copper,in a still air environment with T_A =25°C.The Power dissipation PDSM is based on $R_{θJA}$ t≤10s and the maximum allowed junction temperature of 150°C.The value in any given application depends on the user's specific board design.

(3) Single pulse width limited by junction temperature $T_{J(MAX)}$ = 150°C.

(4) The power dissipation PD is based on $T_{J(MAX)}$ = 150°C,using junction-to-case thermal resistance, and is more useful in setting the upper Dissipation limit for cases where additional heatsinking is used.

(5) The $R_{θJA}$ is the sum of the thermal impedance from junction to case $R_{θJA}$ and case to ambient.

(6) The maximum current rating is package limited.

Typical Performance Characteristics



Figure 1. Output Characteristics



Figure 2. Transfer Characteristics



Figure 3. Capacitance Characteristics



Figure 4. Gate Charge



Figure 5. Drain-Source on Resistance



Figure 6. Normalized On-Resistance Vs. Temperature



Figure 7. Typical Drain to Source ON Resistance VS Gate Voltage and Drain Current



Figure 8. Safe Operation Area



Figure 9. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Figure 10. Switching wave

PDFN 3.3x3.3 Package Outline Drawing



Symbol	Millimeters		
	Min.	Nom.	Max.
A	0.65	0.75	0.85
b	0.25	0.30	0.35
c	0.15	0.20	0.25
D	3.00	3.10	3.20
D1	2.40	2.50	2.60
E	3.20	3.30	3.40
E1	3.00	3.10	3.20
E2	1.60	1.70	1.80
e	0.65 BSC		
H1	0.21	0.31	0.41
H2	0.30	0.40	0.50
K	0.78	0.88	0.98
L1/L2	0.10 REF		
θ	11°	12°	13°
N	0	—	0.15
O	0.20 REF		

Contact Information

Applied Power Microelectronics Inc.

Website: http://www.appliedpowermicro.com

Email: sales@appliedpowermicro.com

Phone: +86 (0519) 8399 3606

Applied Power Microelectronics Inc. (APM) reserves the right to make changes to the product specification and data in this document without notice. APM makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APM assume any liability arising from the application or use of any products or circuits, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.